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Abstract
WEIBO LI. Design and Modeling of A CMOS VCO Using Wave Digital Filters 
(Under the Supervision of Dr. Carlos B. Christoffersen).
Wave digital filters (WDFs) transform an analog network into a topologically 
equivalent digital structure. A natural application of WDF is the simulation of electric 
circuits since measurements of any desired node voltages and branch currents are 
available during all time-steps in WDF structures. WDF structures tend to preserve 
most of the good properties of their analog counterpart.
In this work, WDF techniques applied to transient simulation are studied. After a 
review of the basic theory of WDFs and the treatment of nonlinear elements in WDFs, 
WDF simulations for different circuits, including a simple RC circuit, an anharmonic 
oscillator and a CMOS LC voltage controlled oscillator (VCO), are presented. Special 
detail is put on the design and modeling of the LC VCO. The LC VCO was designed 
and fabricated using the TSMC (Taiwan Semiconductor Manufacturing Co., LTD) 
CMOS 0.1 Sum technology. The linear frequency tuning range of the LC VCO is from 
2.526 GHz to 3.015 GHz for control voltages from 0 to 1 V with a 1.712 mA tail 
current. WDF simulation results are compared with the exact solution if possible or 
otherwise with the results obtained with other simulation methods. The comparison 
shows that WDF techniques are efficient for the simulations of linear circuits and 
circuits with one nonlinear element. The potential of WDF for the simulation of large 
networks with many nonlinear elements is also discussed in this thesis.
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Chapter 1 
Introduction
1.1 Motivation and Objectives of This Study
Simulation is a well-known technique to study complex systems. A digital signal 
processing methodology known as wave digital filters (WDFs) transforms an analog 
network into a topologically equivalent digital structure. WDFs are a natural 
implementation for the simulation of electric circuits. Measurements of any desired 
node voltages and branch currents are available during all time-steps, due to the 
topological relationship between the original circuit and the WDF. WDFs are well 
known for possessing many desirable properties over other digital filter 
implementations. In fact, WDF structures tend to preserve most of the good properties 
o f their analog counterpart. For example, passivity and losslessness of analog circuits 
are preserved by their wave digital implementation. Furthermore, the behavior of 
WDFs is less sensitive to the quantization of the coefficients; therefore, WDFs exhibit 
modest accuracy requirements without giving up good dynamic range performance. In 
some situations, WDF principles can also be successfully used for modeling circuits 
in which a nonlinear circuit element is present under mild conditions on its 
characteristic. In addition, they show advantages compared with other simulation 
methods such as fast algorithm and simple models of electric components.
Most o f the simulation methods based on the WDF principles can only solve the 
specific circuits or networks with only one nonlinear element. It would be of great 
interest to find a more efficient simulation method for large networks with more than 
one nonlinear element. The WDF principles show the potential to solve this problem. 
In addition, they also show the potential for parallel processing.
In this thesis, the goal is to study transient simulation of electric circuits based on
1
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the WDF principles. The wave digital technique applied to circuit simulation is first 
reviewed. Next, some simulations in the literature are reproduced based on wave 
digital technique and compared with the original results in the literature and the 
results firom other simulation methods. A CMOS LC voltage controlled oscillator 
(VCO) is designed and WDF principles are applied for modeling and simulating this 
circuit. Lastly, the simulation results arc compared to see if the results are close 
enough.
1.2 Thesis Overview
The thesis is composed of five chapters. A review of the basic principles of WDFs 
and the transient simulation methods based on wave digital technique is presented in 
Chapter 2. Chapter 3 shows the design procedure and the simulation results of LC 
VCO. In Chapter 4, the simulations based on wave digital technique for different 
circuits, including the LC VCO of Chapter 3, are shown. The simulation results are 
discussed and compared with the exact solution or the results firom other simulation 
methods. In the last chapter we summarize the conclusion and propose the direction of 
future work.
2




WDFs transform analogue network components into digital form using scattering 
wave variables. They were developed initially by Alfred Fettweis in the late 1960s for 
digitizing lumped electrical circuits composed of inductors, capacitors, resistors, 
transformers, gyrators and other elements of classical networks. WDFs can be 
considered as digital models of their continuous-time reference network. The 
discretization is performed by the well-known bilinear transformation and the forward 
and backward traveling wave quantities which are used to replace voltage and current 
variables.
WDFs offer a set of advantages, like coefficient accuracy, dynamic range, stability 
under finite-arithmetic conditions and the structure preserving implementation of the 
reference network.
The basic principle involved in deriving digital filters from a classical analogue 
network is to represent the lumped or distributed component by wave variables 
instead of the customary voltage and current [1, 2]. It can be divided into three steps:
•  Taking each lumped component and transforming the voltage-current relationship 
into an incident-reflected wave relationship.
•  Applying the bilinear transformation to yield a simple digital building block with 
one input and one output.
•  Interconnecting the building blocks by using a circuit called an adaptor which is a 
representation of Kirchhoff’s laws at a junction.
In this chapter, we first review the basic theory and concept of the WDFs, such as 
scattering transformation, bilinear transform, linear building blocks and adaptors.
3
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Secondly we review the treatment of nonlinear elements in WDF. Nonlinear elements 
include nonlinear resistors, nonlinear capacitors and nonlinear inductors.
2.2 Scattering Transformation
In order to apply the bilinear transformation, it is necessary to transform voltages 
and currents into waves. If V denotes the voltage and I  the current at a port, the 
waves traveling in the forward and the backward directions are defined by the 
following relationships [1,2],
= (2 . 1)
\ b  = v - r i
where A is the incident wave, B  is the reflected wave and R is a constant which 
has the dimensions o f resistance and so will be called the port resistance.
For impedance Z , substituting V = IZ for F in Equation (2.1), the following 
equations are obtained,
[B = I Z - R I  J A Z  + R
This is the reflection coefficient, S for the impedance Z. Equation (2.2) can be 
rewritten a.sB = SA. A as input, B as output and S  as the transfer fimction which 
depends on impedance Z and port resistance R only.
Signal parameters A and B are chosen as linear combination of V and I. Equation 




WDFs are based on the application of bilinear transformation which is a particular 
type of spectral mapping between the analog frequency variable s and discrete 
frequency variable z [1, 3]. The bilinear transformation is a first-order approximation 
of the natural logarithm fimction that is an exact mapping of the z-plane to the s plane.
4
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When the Laplace transform is performed on a discrete-time signal, the result is 
precisely the Z transform o f the discrete-time sequence with the substitution of
sT
since = \ + x^------1—  h—
2! 3!
therefore, z = -----^
1- —
2
2  l - z ~ 'andf = (2.4)
T l  + z-'
T is sampling time, z ‘ is interpreted as a unit delay of duration T . The mapping 
affects only reactive ports whose behavior is frequency-dependent, such as inductor 
and capacitor. Memoryless elements, such as transformer, gyrator and resistor which 
are frequency-independent, will not be affected by such a transformation.
It is important to mention that the time-domain interpretation of the bilinear 
mapping is called the trapezoidal rule for numerical integration. The bilinear 
transformation takes the left-half plane in s to the inside of unit circle in z, and the 
right-half plane in s to the outside the unit cir cle in z [27]. This is shown in Fig. 2.1. 
This implies that stable, causal transfer function in s will be mapped to stable and 
causal transfer function in the discrete variable z. In some sense, the mapping 
preserves passivity or energetic properties of the original system.
Im(̂ ) f  Im(z)
R e(i) Re(z)
 ^  M------ :------►
Figure 2.1: Spectral mapping corresponding to the Trapezoidal rule
5
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The Trapezoidal rule for numerical integration meets the requirements of a fast 
solution within an acceptable precision. It presents very good characteristics in terms 
of low distortion and numerical stability, being A-stable [5]. Those reasons explain its 
choice as the basic integration rule for most general purpose simulation programs, 
where a great number of possible network conditions must be satisfied.
2.4 Linear Building Blocks
All linear elements used in classical passive analogue circuits (resistances 
capacitances, inductances, gyrators, ideal transformers and unit elements) and 
resistive sources can be digitally simulated by obeying the scattering and bilinear 
transformations [2, 4], As examples, we consider only a capacitance, an inductance 
and a resistance.
2.4.1 Inductors
Consider an inductor, for which the voltage-current relationship is shown below,
F = (.sX)T (2.5)
Applying the bilinear transformation Equations (2.4) to (2.5), we get
= = (2 .6)
1 i - r  Z
Substituting Equation (2.6) into (2.2), the following is obtained.





By setting port resistanceX = 2X/X , we get
B = -%-'v4 (2.7)
As shown in Equation (2.7), the reflected wave B  is equal to the incident wave 
A multiplying by a minus unit delay %''. In other words, the reflected wave B  is 
equal to the negative o f the previous step value of incident wave A .
The inductors can also be derived by using the trapezoidal rule which is
6
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equivalent to applying the bilinear transformation in continuous time domain.
According to the trapezoidal rule, the inductor current can be expressed as follows,
1 r'i{t) = i{t -  T) + —  ̂v{T)dt 
Equation (2.8) is approximated by
i{t) -  i{t -  T) + — [v(0 + v{t -  T)]
(2.8)
(2.9)
According to Equation (2.3), perform the wave variables substitution into Equation 
(2.9),
v (,)= £ « ± M  , =
where a(t) and b(t) are the incident and the reflected waves in time domain. The 
result is
a{f) — b{f) ci(t — — b(t — T) T f  a{t) + b{() a{t — T) + b{t — T^
2R 2R 2L
" "h ■
Choosing R = 2LIT  to obtain the inductor instantaneous wave quantities in the time 
domain, we obtain:
6(0 = -a (r -T ) (2.10)
Comparing Equation (2.10) with (2.7), both equations are same but in different 
domain.
2.4.2 Capacitors
For a capacitor, the voltage-current relationship is
By applying bilinear transform, we have
Z(^) =
1 _ T 14-%-' 
" 2 C l- % - '
(2.11)
(2 .12)
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Replacing Z From equation (2.2) in Equation (2.12),
T l + %"‘ R
2 C 1 -Z -'
T 1 + %-'-+R
2C 1-Z -
By setting the port resistance R = T I2C ,w e  obtain
= (2.13)
According to the Trapezoidal rule, the capacitor in the continuous time domain is 
shown below,
v(t) = v ( t - T )  + ̂ j ‘ ^i{T)dr (2.14)
By using wave quantities to replace voltages and currents, we obtain:
a(r) + 6(t) a(f -  T) + 6(r -  T) T 6 a(f) -  6(t) o(f -  T) -  6(i -  T)
- +
2R ^  2R y2 2 2C\.
By setting R = T / 2 C , the above equation becomes
6(f) = a (r-T ), (2.15)
which is the same as Equation (2.13).
2.4.3 Resistors
From the voltage-eurrent charaeteristic of a resistance R ,, V = i? ,/ , the equation (2.1) 
becomes
R - R (2.16)
R^+R
If the port resistance R is chosen equal to the element value R^, we obtain
B = 0
Fig. 2.2 shows the major elements and their equivalences in the WDF domain.
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Analogue Element W ave Digital 
Equivalent
a
R = 2 L / T





Figure!.2: Major elements and their realization in the WDF Domain.
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2.5 Interconnections and Adaptors
In order to fully establish equivalence with a classical circuit, the interconnections 
(Kirchhoff’s laws) should be simulated. Interconnection is achieved by the use of 
adaptors which are digital representations of Kirchhoff’s laws [1]. The adaptors of 
WDF are memoryless devices whose task is to perform transformations between pair 
of wave variables that are referred to different levels of port resistance. The most 
important of these adaptors are parallel adaptors and series adaptors.
2.5.1 Parallel Adaptors
The following figure shows a parallel connection with n ports and the symbol for 





Figure 2.3: (a) Parallel connections of n ports and (b) n-port parallel adaptor whose
Port n is reflection-free
10
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The equations o f the parallel connection are shown below
= K
A + 4 ............+ 4 = 0
The following equations are achieved for the reflected wave in matrix form
A (4 - 1) 4  • • 4-1 ' A
4 4 (4 “1) ■ 4 A
4-1 4 4 • (4-1 -1) 4 4-
4 . . 4 4 4-1 ( 4 - 1 ) . . 4
( 0 ,+ G ,........+ G .)
k = 1,2,---n. G. =1/B.
Since = 2 , the coefficient of one of the ports, called the dependent port, can
k=l

























If one of the coefficients â . is equal to one, the corresponding port is 
reflection-free. If Port n is reflection-free, =1, the reflected wave at port n is
independent o f the incident wave at Port n. In this case. Port n is reflection-free and 
Port n-1 is a dependent port. The following show the equations in matrix form.
11




i - Z « .  1t=l
n - 2




^2 ^  1 - Z ^ t  ()
k=\











Figure 2.4: (a) Series connection of n ports and (b) n-port series adaptor whose Port n
is reflection-free
Figure 2.4 shows the series connection of n ports and the symbol for n-port series 
adaptor with Port n as reflection-free port.
The equations of the parallel connection are shown below
 + A = o
 = 4
12
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The following equations are achieved for the reflected wave in matrix form
A ' (i-A) -A • • -A -A ■' A  ■
A -A (i~A) • • -A -A A
: : ~A “A3 -A :
A-. “A-i “A,-i • • (i-A„-i) “A„-i A-i
.A . L -A -A • • -A (i-A)_ _A.
A = - Ic — Ij 2,...
A + A " ' + A
If Port n is chosen as a dependent port to eliminate the corresponding ,
n
since ̂ 4 = 2 , y / e  obtain the following,
k=l
’ A " ' (i-A) -A ■• -A -A ’  A "








/t=l Z A -ik=l . 4 .









“A ■• “A -A - A
(i-A) - • “A “A 4
n -1











The series and parallel adaptors fully establish equivalence between the modeled 
network and its digital implementation. For this reason, the concept of reflection-free 
ports is important to assure that a WDF can be realized. The solution of non-linear
13
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
and time varying circuits without a reflection-free port would require an iterative 
numerical method, which is time consuming and inadequate for real-time simulation. 
Also, the interconnection of two adaptor ports without a reflection-free port would 
create a delay-free directed loop [3]. This is shown in Fig. 2.5. As we can see from 
Fig. 2.5, the reflected wave B depends on the instantaneous incident wave A, and the 
incident wave A also depends on the instantaneous reflected wave B. This creates a 
delay-free loop that makes the WDF unrealizable. In the delay-free loop, the wave B 
depends on the unknown wave A which also depends on the unknown wave B. Thus, 
it is impossible to calculate wave B in one iteration and the WDF becomes 
unrealizable. When a reflection-free port is introduced, the reflected wave B does not 
depend on the incident wave A anymore. This makes the WDF realizable.
Figure 2.5: Delay-free loop due to direct interconnection of adaptors and its 
interruption by a reflected-free port
2.5.3 Two-Port Adaptors
The simplest adaptors are those with n = 2. They are of particular importance in 
the design of WDFs [6], We consider first a parallel connection of two ports with port
resistance Rj and R ^. From the parallel adaptor equations, the following equations are 
obtained if Port 2 is dependent
A  = A ~ ^ i ( A ~ A )
2Æ
If Port 1 is chosen as dependent port, we obtain the follows.
14
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-  A^-a^(A^~ A^) 




A  more symmetrical way of writing the above equations is
= A2 + cx(̂ A2 — )
B2 = 4  + o i ( A ~ A )
(2.17)
We also have
= = a ^ - l
The symmetrical way introduces the equations of two-port adaptor. The symbol o f 












Figure 2.6: (a) Parallel connection of two ports (b) two-port parallel adaptor (c) the
corresponding two-port adaptor
As two ports connected in parallel can also be considered to be connected in series, 
the adaptor is also a series two-port adaptor. One might expect two-port series and 
two-port parallel adaptors to be the same. This is essentially true, but the orientation 
of voltage and current at one of the ports, say Port 2, has to be reversed if one passes 
from the parallel to the series connection. This can be seen from Fig. 2.6(a) and Fig. 
2.7(a).
Since the voltage and current are reversed, the corresponding wave quantities signs 
should be changed. Fig. 2.7(b) and (c) shows the relations between two-port series 
adaptor and two-port adaptor.
For the two-port series adaptor, the reflection coefficients are given as follows,
15
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A = - ^' A + A
ûf=4- i  = i - 4
O  o
R 1 A K )^2  ^1
(a)










Figure 2.7: (a) Series connection of two ports (b) two-port series adaptor (c) the
corresponding two-port adaptor













'  t  F.
o
4
Figure 2.8: Wiring diagram of a bridge structure
Generally adaptors may be derived from Kirchhoff’s laws. As an example, the 
scattering matrix of a lattice adaptor is calculated [7]. Fig. 2.8 depicts the 
corresponding wiring diagram of a bridge structure. The definitions of the wiring 
diagram are given
16
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r= [% , -
/ = [ / „  ... A f
A = [A„ ... , 4 ] '






4 + 4  — /g = 0 
/j +A +A = 0
With the above definitions, voltage and current rules from the bridge structure can be 
written as
My  =
1 -1 0 0 0 -1 
1 0 - 1 0 1 0  
0 1 0 - 1 1 0
O  M yV  = 0
Mj  =
1 0  1 0  0  1
0 1 0  1 0 - 1  
0  0  1 1 1  0
o  M j l  = 0
In the case o f vectors, the equations (2.3) of voltages and currents related to the wave 
quantities may be written as
V =
A + B
I  = G
2
■  My '
A +
^ p + R )  = 0 
: > ^ Ç p - ^ )  = 6
^ = 6
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In the above derivation, Kirchhoff’s laws describe an interconnection in the 
voltage and current domain. These equations are transformed to the scattering matrix 
^  that describes the interconnection in the WDF domain by equivalence.
2.5.5 Trees and Kirchhoff’s Laws
As we can see from the equation (2.18), the most important part is to obtain the
matrices and M - . It would be a problem to obtain the matrices for a large network.
The tree of a graph is one of the most important concepts in graph theory applied to 
circuit analysis [22]. This concept provides a convenient solution to the problem in a 
large network. Before introducing the concept, I will review several definitions in 
graph theory [2 2 ].
Graph: A graph F is a set o f branches ={4 p . . . ,5 2̂} together with a set o f 
nodes {vj,...,  } such that every branch in B^ is incident with two nodes in N. 
Subgraph: F; A j  is a subgraph of F = ( 4 , A) if F, is a graph, is a 
subset of 4  77, is a subset of N.
Connected graph: A connected graph is said to be connected when there is at least 
one path between every pairs of nodes.
Cut set : Given a connected graph F , a cut set X is a set of branches {b^^,...,brc\ 
such that;
•  The removal of all braches in X results in a graph that is not connected;
•  The removal of all but one branch in X leaves the graph connected.
Loop: Let F be a connected graph. A loop A is a connected subgraph of F in 
which precisely two branches are incident with each node.
Kirchhoff’s Voltage Law (KYL) and Kirchhoff’s Current Law (KCL) are based on 
loops and cut sets respectively. To make those definitions clear, an example is 
presented. Fig. 2.9 shows a connected graph with 4 nodes and 6  braches. The 
following cut sets are identified in the graph:
18





;r,= { l,2 ,4 ,6}
;^6={1,3,4,5}
A",={2,3,5,6}
Figure 2.9: A connected graph 
If all KCL equations based on cut sets for the graph of Fig. 2.9 are expressed in matrix 
form, the result is
'0 1 1 1 0 o '
-1 -1 0 0 1 0
h1 0 -1 0 0 1
h0 0 0 -1 — 1 -1
1 1 0 1 0 1 h
1 0 -1 -1 -1 0 h
A
0 1 1 0 -1 -1 L 6 J
=  0 (2.19)
or
(2 .20)& / = o
where is the full cut-set matrix. In fact, there are always only n-1 linearly 
independent rows that can be selected in , where n is the number of nodes in the
19
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graph. Therefore the maximum number of linearly independent rows that can be 
selected in (2.19) is three.
The loops in the graph of Fig. 2.9 are composed of the following branches:
A,:{1,2,3}
A ,: {1,5 ,6 }
A3 : {1,2; 4,6 j 
A,:{1,3,4,5}
A ;: {2 ,3,5,6}
Ag :{2,4,5}
A, .{3,4,6}
All loop-based KVL equations for the graph of Fig. 2.9 can be grouped in matrix form 
as
"1 -1 1 0 0 o '
'F ,'
1 0 0 0 1 -1
V21 -1 0 1 0 -1
V,
1 0 1 -1 1 0 = 0
0 1 -1 0 I -1 Vs
0 1 0 -1 1 0 V




where is the hill loop matrix. There are only l  = b - { n - \ )  linearly 
independent rows in B^ for a graph with n nodes and b branches. Therefore the
maximum number of linearly independent rows in (2 .2 1 ) is three.
The key issue is the selection of cut sets and loops that result in linearly
independent rows of and B^ respectively. The tree of a graph provides the
solution to the problems of determining a linearly independent cut set-based 
KCL equations and loop-based KVL equations. These equations are provided by 
the unique groups of cut sets and loops that are always associated with a tree.
20
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
The theory of the concept, the tree of a graph, is first reviewed.
Tree: Let F be a connected graph. A tree 7) is subgraph of F  such that:
•  7) is connected
•  7) contains all node of F
•  7) has no loops
The branches of a connected graph are divided in two groups: those branches 
that belong to the tree, called tree branches, and those that are not in the tree, 
called links. The main results that relate trees with cut sets and loops are grouped 
in the following theorem [23].
Fundamental theorem of graphs: Let F  be a connected graph with n nodes 
and b branches and 7] a tree of F . Then:
•  There is a unique path along the tree between any pair of nodes;
•  There are n-1 tree branches and i  = b - { n - \ )  links;
•  Every tree branch of 7) together with some links defines a unique cut set;
•  Every link of 7) and the unique path on the tree between its two nodes
defines a unique loop.
The orientation for cut sets is defined by the associated tree branch. Fig. 2.10 is a 
graph used to illustrate the use of trees to obtain KCL and KVL equations. The 
tree branches are indicated by thicker lines. The cut sets associated with tree 
branches and loops associated with links are indicated in this graph. According to 
the theorem, there will be n — \ = 3 tree branches and i  — b — {n — \) = 'i links. 
KCL equations for the three cut sets in Fig. 2.10 are written as
C ,  : / 2  4 - / 3  4 - / 4  = 0
Q  : -7 i - I 2 + h  -  ^
C3 — 4  4-/g = 0
or, in matrix form
21
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0 1 1 1 0 o'
A
A
-1 -1 0 0 1 0 A = 0
1 0 -1 0 0 1 A
A
A .
Figure 2.10: Graph used to illustrate the use of trees to obtain KCL and KVL
equations.
The orientation for loops is defined by the associated link. The KVL equations 
derived from the loops are
A::]^-PQ + P^=0
or, in matrix form.
22
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1 0 0 0 1 -1 
0  1 0 - 1 1  0 








2.6 Nonlinear Elements in Wave Digital Filters
Modeling nonlinear elements in the wave domain is possible in many cases where 
the nonlinear element is memoryless [8], in which case its nonlinear characteristic can 
be mapped directly into the wave domain through the affine transformation that 
defines the wave variables as a function of the Kirchhoff variables. Nonlinear 
elements with memory are described by a differential equation rather than an 
algebraic one. In order to model nonlinear elements with memory, classical WDF 
principles are no longer adequate. Based on the classical WDF theory, a new class of 
wave variables and generalized adaptors are used to model a variety o f nonlinear 
elements with memory m the wave domain [9].
2.6.1 Nonlinear Resistors
Under mild conditions we can simulate the behavior o f a circuit containing a 
nonlinear resistor by connecting an appropriate instantaneous map with a 
reflection-free port of an adaptor [8].
A nonlinear resistor is generally defined as an algebraic relationship of the form
F(v,i) = 0 in the Kirchhoff variables. The Kirchhoff characteristic o f the resistor can 
be transformed into a wave characteristic of the form f (a ,b)  = 0 through the 
following mapping:
/I 4-h n — h
CL23)
2  2 #
The conditions that allow us to write the reflected wave b as an explicit function
23
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b — f  (d)  of the incident wave a are provided by the implicit function theorem.
In fact, if the characteristic function of the resistor f (a ,b)  with its derivatives 





guarantees the existence of a function / ( • )  such that f {a , f {a ) )  = 0 in a 
neighborhood of Og.
The nonlinear characteristicF(v,0 = v -v (/)  = Oof a current-controlled nonlinear 




To check if it guarantees the existence of a flinction / ( • ) ,
3 / _  3 j  <3 + 6 




1 3v 3f _  1 1 / a - b




As a result, the local invertibility of the characteristic v = v(z), i.e., the possibility
of rewriting it in the form b = f  (a)  , is guaranteed by the condition v'(z) 7=: - R .
The same procedure can also be applied to a voltage-controlled resistor with 
characteristic A(v,z) = f-f(v )  = 0 . The local invertibility condition is given by
f '( v )# - i /7 ; .
24
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Fig. 2.11 shows a scattering junction of two-port element which can transform the 
wave pair (A pB,), which is referred to the reference transfer function (RTF) ,
into the wave pair (A^^B^), which is referred to ^(^(z). 7(,(z) and A ( ^ )  &re the Z
transformation of arbitray port “impedance” R/ s )  and ^^^(j) . Let
^,(z) = p ;(z )-4 (z ) / ,(z )
4  ( 4  = A: (^) +A; (4 / 2(2)
4 ( z )  = l^ (z ) -4 (z )7 ,(z )
Where A / z )  and 4 (2) &te the waves that enter the junction, and B / z )  and
4 (2 ) are the corresponding reflected waves. The scattering junction is then 
characterized by the continuity constraints Fj(z) = P^(z) and 7, (z) + 7̂  (2) = 0 .
4 (z) -  4 (z)l ^  j 4 (z) = K(z)4 (z) + (1 -K (z ))4 (z)
4 ( z ) - 4 ( z ) J  " ^ l4 ( z )  = (l + K (z ) ) 4 (z ) -K (z )4 ( z )
(2.25)
where
K ( Z ) :
4 ( z ) - 4 ( z ) (2.26)
4  (2)+ 4 (2)
The transfer function K(z)  characterizes the scattering junction with memory, which
25
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Figure 2.12: (a) Direct implementation of the scattering junction (b) the simplified
mode
A direct implementation of equations (2.25) is shown in Fig. 2.12 (a), which can 
be simplified as shown in Fig. 2.12 (b). From Fig. 2.12, we notice that the wave a,
that enters port 1 is partially reflected tlirough the transfer function K{z)  and
partially transmitted to port 2 through 1+i^(z), whereas the wave entering port
2 is partially reflected through -K{z )  and partially transmitted through 1 -  K{z ) .
When considering the digital implementation of a scattering junction, it is o f 
crucial importance to derive the conditions under which any o f its ports do not exhibit 
any instantaneous reflection, as its interconnection with other circuit ports might give 
rise to delay free loops. In order to avoid instantaneous reflection of the waves 
entering the two ports of a digital scattering junction, it is necessary and sufficient for
K{z)  to exhibit no instantaneous input/output connection, i.e., K{z)  = z ''Æ (z), with
Æ(z) causal and stable.
A particular case of wave scattering junctions with memory is represented by the 
wave digital mutators [11], which are intimately related to a class of two-port analog
26
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elements [10] called mutators, which are built using only operational amplifiers and 
linear passive resistors and capacitors. Mutators can be used to transform a nonlinear 
capacitor into a nonlinear resistor while preserving the nonlinear characteristic in the 
transformed Kirchoff domain. This property can be quite use Ail as, for example,
synthesizing a nonlinear capacitor with prescribed v - q  characteristic is much more
difficult than implementing a nonlinear resistor with the same characteristic in the 
V -  i plane.
The scattering junction with memory represents a direct extension of the concept 
of mutator because it is suitable for modeling a wide class of dynamic nonlinear 
elements.
The wave R-C mutator is simply a scattering junction between a capacitive RTF 
and resistive one. With reference to the equation K{z ) , the situation can be dealt with
by letting {s) = R and = C > 0. By applying bilinear transformation,
the transfer Amction K{z)  becomes
R;(z) + R 2C l-% - '
Let R = T H C  to eliminate the instantaneous reflections at both ports. In this case, 
we have K{z)  = .
In order to adapt a capacitive RTF to a resistive one, we can use a scattering 
junction whose reflection coefficient is replaced by a pure delay and whose second 
port is le A unconnected. As a consequence, the whole scattering junction may be 
replaced with just one delay element, which is how the classical WDF theory deals 
with linear capacitors. The following figure shows the structure of R-C mutator.
27
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> k
Figure 2.13: Structure of the R-C mutator
The wave R-C mutator can be used to extend the results on nonlinear resistors to 
the case o f nonlinear capacitors. In fact, the waves at port 2 of the R-C mutator are
4 M  = F ( z ) + / ( z )  = K(z)+ i  2(z)
ZL/ 1 — z C/
B,{z) = V ( z ) ~ - ^ I ( z )  = r ( z ) ~ Q ( z )  
1 — z C
(2.27)
where Q(z)  is associated with the electrical charge q(t) , q(t) = i(t) . A nonlinear 
capacitor can be described by an algebraic relationship of the form P(v,q) = 0
between the electrical charge q and the voltage v. C plays the role of reference
capacitance in the linear transformation that maps the Kirchhoff characteristic o f the 
nonlinear capacitor onto the wave domain. In order to implement the nonlinear 
capacitor in the wave domain, we only need to implement a nonlinear map of the form
b = f ( a )  and connect it with the capacitive port of the R-C mutator by letting a = 6  ̂
and a2 =b.
The wave R-L mutator is simply a scattering junction between an inductive RTF 
and a resistive one. With reference to the equation K(z) , let R^(s) = R and
28
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Rj(s) = sL,  I  > 0 . After bilinear transformation, the transfer function becomes
^  R ( z ) = ^ l ± l l
R2(z) + R T 1-Z-'
We may eliminate the instantaneous reflection at both ports by letting R = 2 L I T , 
in which case we have K ( z )  = —z~^ . This is expected fi'om the classical WDF 
theory. The corresponding R-L mutator results as being a dynamic scattering junction, 
whose transfer function is just a delay element with sign change. The R-L mutator is 
shown in Fig. 2.14.
The R-L mutator can be employed for implementing nonlinear inductors of the 
form M( v, j )  = 0. The waves at port 2 of the R-L mutator are
7 r 1 _
^ ( z )  =  F(z) = F (z )+ L /(z )
1 l + z
= F(z) -  A /(z)
(2.28)
T l + z’
where J(z)  is the Z-transform of the discretized version of j'(t) — di{t) / d t , and L is 
a constant parameter that plays the role of a reference inductance.
—Z
Figure 2.14: Structure of the R-L mutator
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2.6.3 Circuits with More Than One Nonlinearity
Most o f methods concerning nonlinear networks can only work for the circuits 
that contain a single nonlinearity. In [24], the author proposed a method based on the 
usage of a vector approach. Any arbitrary number of nonlinearities can be modeled by 
one single vector-nonlinearity, so that the complete network is the combination of one 
nonlinear vector-WDF with a delay free feedback, adapted to the linear part of the 
network which includes a delay. This method is implemented by using the 
look-up-tables of the nonlinearities. But this method is not useful for networks that 
contain many nonlinearities since the size of the vector-nonlinearity table will grow 
exponentially when more nonlinearities are added to the network.
In [25], Felderhoff proposed a convergent relaxation method that can be used to 
systematically generate a massive parallel algorithm, and simulate the networks with 
many nonlinear devices. But so far it was only applied for the simulation o f a 
nonlinear transmission line.
Fiedler and Grotstllen [7] proposed a method to treat some special types o f 
nonlinearities in WDF, but this can not be used for nonlinear circuits m general.
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VCOs are widely used in wireless and optical communication systems. In wireless 
transmission systems, the VCO is used for the frequency synthesizer to generate the 
local oscillating signal for the modulation and demodulation of the RF signal. In
digital optical transmission systems, VCOs are used as the core circuit o f the clock
recovery circuit, whose output signal is used for data decision and regeneration.
A general VCO can be treated as a black box with an input and a periodic
oscillating output . The VCO is connected to the power supply through 
a n d [12]. The output voltage , differential or single ended), is periodic:
= + (3.1)
where ç  is the phase and the amplitude. The angular carrier frequency,
G )X ^ )  = 2;ry:(PLJ (3.2)
is dependent on the tuning voltage input (F^^  ̂).
We will first review two types of oscillator: ring oscillators and LC oscillators. 
Secondly an LC VCO is designed. The detailed design process along with simulation 
results is presented. At last, the layout of the LC VCO is described.
3.2 Ring Oscillators and LC Oscillators
According to the structure, the VCO can be divided into two types: ring 
oscillators and LC Oscillators.
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Figure 3.1; Ring oscillator topology
A classical ring oscillator circuit is the connection of amplifiers or inverters in a 
ring structure. If the phase shift over the ring at one frequency is 360°, the ring will 
oscillate at that frequency. Fig. 3.1 shows an exemplary ring oscillator topology. Ring 
oscillators have a very small area and are easy to integrate and design. They feature 
wide tuning ranges. Their main disadvantage is phase noise.





Figure 3.2: Basie LC VCO
The LC VCO consists o f an inductor L and a variable capacitor C, building a 
parallel resonance tank, and an active element -R, compensating the losses of the
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resonance tank, which are losses of inductor and the losses of the capacitor. The basic 
LC oscillator circuit is shown in Fig. 3.2. The circuit results in an oscillator with 
angular center frequency.
If the capacitance C is proportional to the tuning voltage , ty^is dependent
onF^,,. The capacitor C not only consists o f a variable capacitor to tune the oscillator,
it also includes the parasitic or fixed capacitances of the inductor, the active elements, 
and of any load connected to the VCO. The advantages o f LC VCOs are their 
outstanding phase noise and jitter performance at high frequency. Their main 
disadvantages are high power consumption and large area.
3.3 LC VCO Design
An LC VCO circuit is designed as a case study for WDF simulation. The design 
uses TSMC CMOS 0.18 pm technology available through CMC Microsystems. The
supply voltage is 1.8 V. The design goal is to tune the frequency from 2.5 GHz to 3.0 
GHz. The reason for this tuning range is to achieve the highest frequency possible 
with the 24-pin package which has the limitation of 3 GHz. The following Cadence 
tools will be used in this design:
•  Virtuoso Composer for schematic design
•  Analog Environment (Spectre) for schematic simulation and post-layout
simulation
•  Virtuoso Layout for layout
•  Diva for DRC (design rule checking), extraction and LVS (layout vs. schematic)
There are many things which need to be considered in the design procedure. Fig. 3.3 
shows the flow chart for designs by Cadence tools to make the whole design 
procedure more understandable.
33
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Circuit Design Specifications
Considering Chip Size




Design Ruie Check (DRC)
Parasitics Extraction
Layout Vs. Schematic (LVS)
Post-layout Simulation 
-+I Packaging & Testfixture
I
Checking the densities
Figure 3.3: The flow chart for designs by Cadence tools.
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Figure 3.4: LC VCO Schematic ( Vc=V,J
Many circuits can provide the negative resistance of Fig. 3.2 to compensate for the 
tank losses. A standard approach for differential VCOs is the use of cross-coupled 
transistors to generate a negative resistance. The negative resistance should be large 
enough to overcome the equivalent parallel resistance of the VCO tank circuit to 
generate the desired oscillation. The complementary cross-coupled oscillator circuit is
35
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the result of using both PMOS and NMOS cross coupled pairs in parallel to generate 
the negative resistance. Figure 3.4 shows the schematic view of the designed 
complementary cross-coupled LC VCO. Since the same bias current flows through 
both the PMOS and NMOS pairs, the negative resistance can be twice as large for the 
same power. In the complementary circuit, the amplitude is limited by both supply 
voltage and tail current source. The differential voltage swing is limited to the supply 
voltage.
In Fig. 3.4, the transistors M5 and M6 compose the current mirror to provide the 
tail current. The PMOS pair ( M l, M2) and NMOS pair (M3, M4) form the negative 
resistance compensating the VCO losses. Two spiral inductors L have the same values. 
NMOS transistors M7 and M8 are the NMOS varactors.
The design variables obviously are the inductor parameters, the total tank 
capacitance C, the width and the length of the transistors and the bias current. Since 
the interdependences of the design parameters are very complex, it is hard to calculate 
all parameters according to the equations. Fine tuning is necessary according to 
simulation results of the DC operating point in the Spectre. The LC VCO design 
follows the steps shown below,
•  Design the spiral inductor
•  Design NMOS and PMOS transistors according to the model of Spiral inductor
•  Design varactor according to the oscillating frequency range and the parasitic 
capacitances
•  Design the eurrent mirror that can provide enough tail current
3.3.2 Spiral Inductor
An on-chip planar spiral inductor can be made with many different layout 
structures. In this design, a square-shaped spiral inductor is employed. This is shown 
in Fig. 3.5. Any device below the inductor is forbidden due to the magnetic flux that 
penetrates into the silicon substrate. This flux would affect the device behavior when 
the device is under spiral inductor. Increasing the turns of spiral inductor will increase 
the inductance value. In Fig. 3.5, the key parameters of the spiral inductor layout are
36
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depicted:
•  N: number of coil turns
•  W: metal width of top metal
•  S: metal space of top metal




Figure 3.5: Square spiral inductor layout
A two-port ;r-type circuit used to model the spiral inductor is shown in Fig. 3.6. 
The following is a short explanation of the various components found in the 
equivalent circuit model [12]:
•  : caused by the magnetic flux density of the electromagnetic field
•  : is used to model the ohmic losses in the silicon substrate
•  : characterizes series resistance of the metal traces.
•  : overlap capacitance between the spiial and the center tap underpass
•  : The oxide capacitance between the spiral and substrate
•  : is used to characterize the capacitance in substrate.
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The expressions that calculate the lumped elements in Fig. 3.6 vary considerably 
from one model to the other. In [13, 14], they give expressions of L, Rs, Cs, Cox, 
Rsub, Csub are given as functions of the inductor’s geometry. These expressions can 
be used to approximate the values o f those parameters.
For convenience and accuracy, the expressions o f those parameters are adopted 
directly from [15]. Since these expressions are measured and tested by TSMC, they 
provide a more accurate approximation. The values of these parameters for N=2.5 are
shown in Table 3.1 with W = l5//m, S  = l.5jum and R = SOjum.
4 Rs 4 4x2 ŝubl ̂  ̂ sub2 R-subl ̂  R-subl
l . m n H 2 .o m 18.68,/F 63.99/F 5 4 .5 ^ 37.63/F 4440






Figure 3.6; Spiral inductor equivalent circuit model 
The energy storage and loss mechanisms in an inductor on silicon, ,
Rp(l and 2) and = C ,, + C ,, represent the overall inductance, conductor loss,
substrate loss, and overall capacitance respectively in Fig. 3.7. The parameters in
38
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Figure 3.7 will be used to calculate the conductance and parasitic capacitance in the
tank model. Note that ^  and ^  represent the combined effects 
of and 2), and 2) ,^42) ,  and heuce are frequency dependent [ 16, 17].
The equations are as follows,
1R■p(,\ or 2)
sub(\ or 2) V ox(l or 2) subj\ or 2)
ox(l or 2) iu 6 ( lo r2 )  
1
c ox(l or 2)
^ p ( \  or 2) ^ o x ( \ or 2)
1 +  t y  or 2) f '.w f td  or 2 ) ) ^ ^ R._________ (1 r2) .m6(l  /  $«6(1 or 2) m 6 ( lo r2 )
1 +  r y  ( C o ^ ( i  or 2) or 2) )  ' ^ s u b ( l  or 2)
Since the values of and are slightly different, we can assume the 
following equations for calculation purpose,






Figure 3.7: Simplified spiral inductor equivalent circuit model
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Vq ^  T̂N 
Accumulation Depletion
m
Figure 3.8: Capacitance NMOS structure with gate voltage (F^ )
NMOS varactors are variable, voltage-controlled capacitors based on the NMOS 
structure. Figure 3.8 depicts the variation of the capacitance o f the NMOS structure 
with gate voltage. At voltages well below the threshold voltage , the surface is in
accumulation and the capacitance is high and determined by the oxide thickness. As 
the gate voltage increases, the surface depletion layer forms. In this region, the 
effective separation of the capacitor plates increases, and the capacitance decrease 
steadily. The inversion layer forms at the surface as exceeds the threshold
voltage, and the capacitance rapidly increases back to the value determined by the 
oxide layer thickness.
Figure 3.9 shows a cross-section of an inversion mode NMOS varactor. The 
NMOS varactor is not a four-terminal device as the transistor but a three-terminal
device. The source and drain regions are shorted to apply the voltage that tunes
the variable capacitance. The bulk is grounded and the voltage is applied to the 
gate node.
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Figure 3.9: Cross section of the inversion mode NMOS varactor 
represents the oxide capacitance of the transistor, which is given as
(3.7)
with being the thickness and being the dielectric constant of the oxide. is
directly proportional to the transistor area, expressed through the factors W  (width of 
the NMOS) and L (length of the NMOS). The silicon substrate is connected to the 
lowest potential to prevent the transistor from entering accumulation region since we 
need a linear capacitance range. The upper limit of the capacitance is determined 
by Q , . The capacitance value changes depending on the voltage across the gate and
shorted Drain-Source terminals. Increasing the voltage towards the threshold voltage 
results in establishing a surface layer between gate and shorted Drain-source. The 
total capacitance is a combination of a voltage dependent depletion-layer capacitance 
Cj in series to the oxide capacitance [12] [18]. This is shown in Fig. 3.10(a).
Therefore,
1 (3.8)
The generally assumed model of the NMOS varactor is shown in Fig. 3.10(b) [12].
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is variable resistance. The relationship between the variable capacitance o f the





Figure 3.10: (a)Total capacitance of the NMOS varactor in depletion; (b)the generally
assumed model o f NMOS varactor.
Figure 3.11: Variable capacitance of the NMOS Varactor
3.3.4 Tank Model Calculation Along with Simulation Results
The equivalent circuit model for the complementary cross-coupled LC VCO of 
Fig. 3.4 is depicted in Fig. 3.12. There are four primary parameters that are closely 
related to the oscillator behavior and will be helpful in the derivation of the
constraints. These parameters are the effective tank conductance , the effective
42
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negative conductance , the tank capacitance , and the tank inductance 
[19,20,21].
S  m p





















ë  m n
d̂b.p ĝs.p
Figure 3.12; The tank model of the LC VCO 








Cwk -t-Cg,^+Cj&, +  4Cg^^+Cg,^ + Cj;,  ̂+ Q  +  Cy) (3.11)
§  tank (3.12)
where is the effective parallel varactor conductance and is the effective parallel 
inductor conductance, which are respectively given by
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1 + ^
K  ( 4 0 ) '
g l  = ~  + 7"r !a2 (3.13)
g, = ((:rd ,):. a ,  (3. I'D
gg„ is the output conductance of the NMOS transistors and g  is the output
conductance of the PMOS transistors. Usually these two conductances are low enough 
compared with to be neglected.
(3'5)
W
Sm n -  ’ (3.16)
where g ^  and g ^  are the transconductance of the NMOS and PMOS transistors, 
and are the hole mobility and drain current respectively.
§  active — ^  ' S  tank,max (3.17)
where K usually has a value of 2 to 3 to guarantee reliable start-up.
Aank,max = A// (3.18)
(3 19)
where is a peak to peak voltage amplitude from a single-ended at node Out­
er Out+ of the LC VCO.
The calculation steps of this design are shown as follows,
•  Obtain C ^  using Equation (3.9) since we know the frequency range and the
value of L ^ .
•  Approximate the value of g ^  with Equations (3.12) and (3.13), and
approximate the size of NMOS and PMOS transistors with Equations (3.15), 
(3.16) and (3.17).
•  Obtain the varactor capacitance with Equation (3.11) since we know the size of
44
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NMOS and PMOS transistor and total capacitance o f the spiral inductor Q .
•  Obtain the size of the varactor using Equation (3.7) since we know the upper 
capacitance limitation of the varactor.
•  Adjust the size of the current mirror to obtain the proper tail current with 
Equations (3.18) and (3.19) using simulation results from DC operating point.
Notice that and should be equal to reduce the contribution of 1/f noise to
the phase noise [26]. The size of NMOS and PMOS transistors are fine-tuned
according to simulation results from DC operating points. The tail current
i s = 1 nXlmA  and the transconductance is = g  = 4w 5. Table 3.2 shows the
sizes of those transistors in Fig. 3.4
M l, M2 M3,M4 M5 M6 M l,  MS
9%fim ! O.SfJ.m 19.8/7m/0.5//OT AjU-m! Q.Spim lA/im! 9.5^.m llOjilml 0.5jum
Table 3.2: The sizes of transistors in LC VCO









Figure 3.13: Variable capacitance of LC VCO
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Frequency Vs control voltage
voltage (V)
-vrc70«j).vn:voüt)
Figure 3.14: Frequency versus the control voltage
Transiem Response
Ï-H n  h
7.5 10,0 12.5 time (nS) 17.5
Figure 3.15: Transient response of the LC VCO with a control voltage of 0.5 V
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Figure 3.13 shows the simulation o f the total tank capacitance (C ,^ )  o f the LC
VCO. As we can see from this figure, the capacitance decreases as the control voltage 
increases. When the control voltage changes from 0 to 1 V, the changing of the total 
capacitance is approximately linear. The frequency versus the control voltage is 
shown in Fig. 3.14. The linear frequency tuning range is from 2.526 GHz to 3.015 
GHz for control voltages from 0 to 1 V. Fig. 3.15 shows the simulation results of the 
differential output voltage of the LC VCO schematic with a control voltage of 0.5 V.
3.4 Layout of the LC VCO
Layout design is a very delicate and difficult task in radio-frequency because 
effects, such as capacitive and resistive paras itics degrade the performance of the 
system. For example, transistors with a very large gate width present an important 
gate resistance value due to the resistivity of poly-silicon and the contacts. A 
multi-fingered layout has been made, which means that N transistors with a width 
W^=W I N  are all connected in parallel, as it is shown in Fig. 3.16. As the gate
resistance of each transistor is in parallel with the other gates, the resulted gate 
resistance is around N times smaller than the simple structure.
L
i
Figure 3.16; Multi-fingered layout of a transistor with width W
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Figure 3.17 shows the layout of the LC VCO with output buffers. As we can see 
from this figure, the spiral inductors occupy most o f the area. This design also 





















Figure 3.17; The layout of the LC VCO
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Chapter 4
Simulations Based on WDF Technique
4.1 Introduction
In this chapter, linear and nonlinear circuits are simulated using WDF principles. 
In simulations, all the incident and reflected waves are denoted by lower case. WDF 
simulation results are compared with the exact solution if possible or otherwise with 
the result obtained with other simulation methods.
We will first present the simulation result of a simple RC circuit as a sample o f 
linear circuit. Secondly an anharmonic oscillator that contains a nonlinear capacitor is 
simulated by WDF techniques. Lastly, models of the LC VCO with ideal inductors 
and inductor models are simulated and compared with the simulation results obtained 
with spectre.
4.2 Simulations of a Linear RC Circuit
WDFs can be used as the basic tool for a general purpose circuit simulator 
program. Any linear circuit can be simulated with this approach. Figure 4.1 shows a 
simple RC circuit which will be used to test simulation using WDF principles and the 














Figure 4.1: (a) RC circuit and (b) WDF implementation of the RC circuit
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The following equation is the exact solution of the RC circuit:
( l_g^C
V )
where is the voltage of capacitor.
The following are the equations arising from the WDF analysis of the RC circuit:
^ 2 = 7 /2 0
+i?2
2R2
When the circuit is simulated, the procedure of the simulation can be divided into 
the following steps.
Initialize the devices L, C, R, - describing the circuit.
Calculate the port resistances 
Calculate the adaptor coefficients
Initialize the signal variables, like and , with appropriate values.
Simulate the circuit and store the state variables.
The simulation is implemented in Matlab. Time step (T) is set to be 0.05s and 
0.002s. As we can see from the simulation results in Fig. 4.2, the simulation with 
T=0.05s has a larger error than the simulation with T=0.002s. To make the difference 
between the simulation with T=0.002s and the exact solution clear, the error between 
them is plotted in Fig. 4.3.
The time step affects the simulation results. When a smaller time step is applied, a 
more accurate result is obtained. With a small step size, the simulation shows a good 
approximation to the exact solution. WDF techniques offer a similar trade off between 
time step size and accuracy as other integration techniques. It takes longer simulation
50
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Comparison between Exact Solution and WDF Simulation
-  -  step time=0.Q5 Second 






Figure 4.2: Comparison between exact solution and WDF simulation o f the RC circuit
Error between Exact solution and WDF with time stefJrO, 002 Secortds
T
0:025




Figure 4.3: Error plot between exact solution and WDF with T = 0.002 s.
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time as a smaller time step is applied since a smaller time step requires more sampling 
points.
4.3 Simulation of an Anharmonic Oscillator
An anharmonic oscillator shows chaotic behavior. It is composed of a 
voltage-controlled capacitance, an inductor and a resistor. The accuracy of a computer 
simulation of this oscillator is usually quite sensitive to the errors caused by 
discretization [9].
VvV
Figure 4.4: The anharmonic oscillator circuit






Vo = 0.6V, R = m a ,  L = lOOuH, Co = SOpF
For V < -Vq the nonlinear element behaves like an active resistive source 
i = q = (v + Vo)G, G > 0. We can assume v > -Vg holds throughout the simulation.
Fig. 4.5 shows the q - v  characteristic. In order to implement the nonlinear
capacitor in the circuit, we need to map the characteristic of the nonlinear o f capacitor 
into the wave domain by adopting the equation (2.23). This is shown in Fig. 4.6.
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Nonlinêar Capacitor Gharacteristic in Kirchhpff domain
•10:
XIO
Figure 4.5: Nonlinear characteristic of the capacitor of the anharmonic oscillator in
the Kirchhofif domain.




Figure 4.6: Nonlinear Characteristic of the capacitor of the anharmonic oscillator
in the wave domain.
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R-C
mutator
Figure 4.7: Wave implementation of the anharmonic oscillator based on 
instantaneous adaption.
Performing instantaneous adaption allows us to implement the linear portion of 
the circuit as a classical WDF structure. Fig. 4.7 shows the complete wave 
implementation of the oscillator. Two scattering junctions are used. One is a standard 
three-port series adaptor with port 3 as reflection-free. The first port resistance is set
as = 7? in order to include the resistor. The second port resistance is set as 
= 2 T / r  in order to model the linear inductor as simple delay with sign change. 
Since the third port is reflection-free, the port resistance is set as =7?, +7?2 in
order to eliminate the delay-free loops with nonlinearity through the scattering 
junction with memory. The second scattering junction is R-C mutator whose transfer 




T r / 2
27̂ 3 7(-H2T/T
where C is the reference capacity that is used to determine the wave equivalent of the 
nonlinear characteristic o f the capacitor. To find the reflected wave at the port o f a 
nonlinear element, a linear interpolation is adopted. The data points for the linear
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interpolation are obtained according to the following procedure.
•  Obtain all the possible combinations of a nonlinear element in Kirchhoff 
domain (Fig. 4.5)
•  Obtain all the combinations of the incident wave and reflected wave by 
mapping the nonlinear characteristic o f a nonlinear elements in Kirchhoff 
domain into the wave domain (Fig. 4.6)
The following equations are the WDF analysis of the nonlinear circuit.
T TI2C =
A
2R,  R + 2 L / T  
R
R + 2 L I T
a2(fy) =  - 62(fy_i)
5̂ ) =  ^4 ) +  ̂ 4 (̂ v_i ) -  )
ci{tj) = b(tj)
b(tj) = J la itj)]
4̂ ) = ^5 ) +  ̂ 4 (̂ y_l ) -  ̂ 5 (̂ V-l )
4  (̂ y ) =  ^  (̂ y ) -  A  (̂ y ) +  2̂ (̂ y ) +  ^  (̂ y ))
4 L / T
a(t
Q'(C) 2 /C
The simulations are implemented in Matlab. The time steps are set to be 
T=l/(32fg) and T=l/(128fg). The voltage generator amplitude is set to = 3.57 V .
Fig. 4.8 and Fig. 4.9 show the phase portraits o f the anharmonic oscillator obtained 
with WDF simulation. Fig. 4.10 and Fig. 4.11 show the phase portraits o f the
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Phase portrait by WDF simulation with T=1/(32fo)
2.5 '0,5 m
Figure 4.8: Phase portrait of = 3.57 V using R-C mutator and T=l/(32f(,)
jxio: Phase poitfait bÿ WDF simulation with T=1/(128fo)
0.5
Figure 4.9; Phase portrait of = 3.57 V using R-C mutator and T=l/(128fg)
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,xtO Phase Portrait by ODE45 Simulation with T=1/(32fo)
Figure 4.10: Phase portrait o f  = 3 .57  V  using ODE45 and T =l/(32fo) .
Phase Portrait by 0DE45 Simulation with T=1/(128fo)
& Z
Figure 4.11: Phase portrait of = 3.57 V using ODE45 andT=l/(128fo).
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anharmonic oscillator obtained with ODE45 simulation. The different time step sizes 
are used to see if the result is independent of the chosen time step.
WDF and ODE45 simulations use different integration methods. WDF uses the 
trapezoidal rule as the integration, while ODE45 uses the Runge-Kutta method. The 
circuit is very sensitive to the integration methods. Different simulation results are 
obtained by using different methods.
For the WDF simulation, we only find small differences for e^=3.51V  when we
change the operating period from T=l/(32fo) to T=l/(128fo). These observations
are shown in Figs. 4.8 and 4.9.
As we can see from Figs. 4.10 and 4.11, the ODE45 simulation results show larger 
differences when the operating period is changed from T=l/(32fo) to T=l/(128f(,).
We can conclude that WDF simulation produces consistent results with a wider range 
of time-step values compared to traditional integration methods.
Comparing both simulation results with the results in [9] for T=l/(32fg), none of
the results are exactly same. But WDF simulation is more similar. Possible reasons for 
the difference between WDF simulation and results in [9] are that different samples 
are chosen in the look-up tables and also different interpolation methods are used. The 
anharmonic oscillator is very sensitive to the step and range o f the look-up table.
4.4 Modeling and Simulation of an LC VCO Circuit
It is very difficult to simulate the original LC VCO circuit by WDF principles 
since the models of the MGS transistor contain many nonlinear elements. However, 
the circuit can be simplified. As we know, the combination of NMOS and PMOS 
transistors generates a negative resistance from the two pairs of MOS transistors.
Fig. 4.12 shows the circuit setup which is used to obtain the i - v  characteristic 
o f the nonlinear resistance. The characteristic in Fig. 4.13 is obtained by performing a 
DC sweep in Spectre. The applied DC sweep voltage is from - 1 .8E to 1.8V .
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The characteristic shown in Fig. 4.13 can be approximated by the following 
equation,
^2;rv^
i(v) = -0.0024 sin (4.1)
Equation (4.1) shows the approximation of the nonlinear voltage-controlled current 
source in Fig. 4.13. The plot of the nonlinear voltage-controlled current source in 







M 6(24 w /0 .5w )|l
Figure 4.12; Determination of the nonlinear resistor
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i-v characteristic o f  tire Nonlinear Resistance
niA
1,8-1,5 ,5- 1,0 1,5.5 1,0- 1,8




Figure 4.14: The i-v characteristic of the nonlinear resistance using Matlab
60
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
4.4.1 Simulation with Simple Inductor Model
Vdd
M5iAulQ.Su)







Figure 4.15: The circuit performed in Spectre 
The circuit shown in Fig. 4.12 has parasitic capacitances from the NMOS and 
PMOS transistors that can affect the simulation results. It is important to obtain the 
exact value of the total parasitic capacitance. In Fig. 4.15, the value of the capacitor is 
arbitrary. The models o f the inductor are replaced by an ideal inductor in series with a 
resistor. The simulation results of Fig. 4.15 performed in Spectre are used to calculate 
the total capacitance and total parasitic capacitance in Fig. 4.15. The simulation is 
shown in Fig. 4.16. The simulated frequency in Fig. 4.16 is 2.215 GHz. The peak 
value of the voltage is 1.7 V. The equations used to calculate the total capacitance and
61
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( 2 ^ / f L
c  — r*
total cap
(4.2)
where and are the total capacitance, total parasitic capacitance and
capacitor value in Fig. 4.15 respectively. According to the above equations, the 
calculated values of the capacitances are:
C^,=1.118962xlO 'Vy n
4.07312xlO -"f
Since the equation of the nonlinear resistance and the total capacitance are 
obtained, the LC VCO circuit in Fig. 4.15 can be simplified to the ideal circuit shown 
in Fig. 4.17. represents the nonlinear resistance composed of the cross-coupled
NMOS and PMOS transistors that are shown in Fig. 4.12. Equation (4.1) is the 
equation that relates voltage and current in the resistor. The capacitor value in Fig. 




Figure 4.16: Simulation of Fig. 4.15 in Spectre 
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1.118962x10-^"
4.02Q
Figure 4.17: the simplified circuit of the LC VCO
Figure 4.18: WDF implementation of the LC VCO circuit in Fig. 4.15.
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Figure 4.18 shows the WDF implementation of the LC VCO simplified circuit in 
Fig. 4.17. For the nonlinear resistance, the transformation that defines the incident and 
reflected waves as a function of voltage and current is used for mapping the 
characteristic o f a nonlinear resistor onto the WDF domain. The following equations 
are the WDF analysis o f the simplified circuit.
f̂3 (^;) = 1 (^/) + 2(^/) (1 -
;̂,3(/y) = 7k3(̂ y)]
p̂2 ^  1 )] + a ^ 3 )
Ĵ3(̂ v) = 6p2(̂ v)
^ 2  ) = (A “ 1) ■ ‘̂ s \  i ^ j ) + A ■ 2 ( 0  ) + (A ~ 1) ■ <̂j3 j  )
1 ( 0  )  “  ( 4  ”  1 )  • I )  +  (1 -  4  )  ■ 2 +  4 3  ( ^ i  )
K
Figure 4.19 shows the comparison between the ODE45 and WDF simulations. In
both simulations, the time steps are equal to 10 p s . As we can see from Fig.4.19, the
result o f WDF simulation is very close to that of ODE45 simulation. Both simulations 
are implemented in Mat lab. The oscillating frequency in Fig. 4.18 is 2.208 GHz. The 
peak voltage is 1.707 V. As a comparison with the simulation result from Spectre in 
Fig. 4.16, the error of the two frequencies is 0.316%, and the error o f the two peak 
voltages is 0.412%.
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Comparison between O DE45 and WDF simulation with T=10 ps
0 5
 rWDF
- - - 0 D E 4 5
5.7 5.9585;2 5.65.1: 5:3 5.4 5i5 :
Time (Seconds)
Figure 4.19: Comparison between ODE45 and WDF simulations o f the LC
VCO simplified circuit
4.4.2 Simulation with Detailed Inductor Model
Since the LC VCO has two spiral inductors connected in symmetrical form, the 
simplified circuit in Fig. 4.20 employs the equivalent models o f the two spiral 
inductors in symmetrical form. The series and parallel adaptors are not enough to 
describe the connections of the two equivalent models of the spiral inductors. But the 
coimections can be described as a bridge circuit which is introduced in Chapter 2. The 
capacitor value is the total capacitance of the measured value of the varactors at 0.5 V 
and the parasitic capacitance obtained from equations (4.2). This capacitor value 
makes the comparison between WDF simulation of Fig. 4.20 and the simulation 
results of the LC VCO at 0.5 V in Fig. 3.15.
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Figure 4.20: Model of the LC VCO with equivalent models of spiral
inductors
As shown in Fig. 4.20, the connections of the equivalent models are divided into 6 
parts which represent 6 ports of the bridge circuit. The port resistance of each port can 
be obtained by using regular series and parallel adaptors. In Fig. 4.20, Part 1 and Fart 
2 have the same topology. Part 3 and Part 4 are same. Part 6 is the port which is in 
parallel with the capacitor and nonlinear resistance. The following will show how to 
obtain the port resistance, incident wave and reflected wave by combining the 
components of each part.
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Figure 4.21: The WDF implementation for Fart 1 and Part 2
Fig.4.21 shows the implementation of Part 1 and Part 2 by WDF principles. The 






Figure 4.22: The WDF implementation for Part 3 and Part 4
Fig. 4.22 shows the WDF implementation of Part 3 and Part 4. The equations of 
the WDF analysis of Fig. 4.21 are shown in Appendix B.2,
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Figure 4.23: The WDF implementation for Part 5
Fig. 4.23 shows the WDF implementation of Part 5. The equations o f the WDF 
analysis of Part 5 are shown in Appendix B.3.
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Figure 4.24: The WDF implementation for the LC VCO with equivalent
inductor models
By applying the WDF principles to the five parts, we obtain the incident wave and 
port resistance of the five ports of the bridge adaptor. The detailed connections are 
shown in Fig. 4.24. As we can see from the figure, the port resistance of Port 6 and the 
reflected waves of the six ports are unknown. To obtain the reflected waves, the 
scattering matrix of the bridge adaptor must be obtained by the principles introduced 
in Chapter 2. The port resistance of Port 6 is very important since only the right port
resistance can make Port 6 to be a reflection-free port (i.e., = 0 ). In other words,
the right port resistance makes the reflected wave of Port 6 depend on only the other 
five ports in order to avoid de lay-free loops.
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R . = i / a
Figure 4.25; The bridge circuit with A connection
Figure 4.26: The bridge circuit with Y connection
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To obtain the port resistance of Port 6, a A to Y transformation is used. Fig. 4.25 
shows the bridge circuit with A connection. is the total resistance of the bridge
circuit. According to A-Y conversion, the circuit can be redrawn as Fig. 4.26. The 
following equations show the details o f the conversion.
Ra — ^AB ' ̂ AC
^AB ^AC ^BC
R ■ R ^AB ^BC_
-
^AB ^AC ^BC 
^AC ' ̂ BC 
^AB ^AC ^BC
'^Rp}' jRç ~^Re^ I ^
The wiring diagram o f the bridge circuit is shown in Fig. 4.27. The equation of the 
scattering matrix is the same as equation (2.18). But the currents and voltages 
references are different. The details are given as,
S =
-1 'M y  -
M y  =
1 1 0 0 0 -1 
1 0 - 1 0 1 0  
0 - 1 0 1 1 0
Mj =
1 0  1 0  0 1 
0 —1 0 —1 0 —1 
0 0 1 - 1 1 0
G = diag{G^,
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Figure 4.27: The wiring diagram of the bridge circuit o f LC VCO
Since the scattering matrix is obtained, we can calculate the reflected waves o f the 
six ports and connect Port 6 to the nonlinear resistance and the capacitor. This 
configuration is shown in Fig. 4.24. The WDF analysis is given as,
G
a,i =■ ĵ ll
1 1 (0-1 )
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^ i ( ^ y ) ' ^ 1 , ^12 ^13 ^14 ‘̂ .3 ^ 1 6  ■ " ^ i ( ^ y )
^ 2 ( f y ) ^ 2 , ^ 2 2 ^23 ^ 2 4 *^23 ^ 2 6
4 ( ^ y ) ^ 3 . ^ 3 2 ^3 3 ‘̂ 34 ^35 ^ 3 6 ^ 3  (^y )
^ 4 ( ^ y ) ^41 ^ 4 2 ^4 3 ^ 4 4 ^ 4 3 ^ 4 6 ^ 4 ( ^ y )
^ 3 2 ^ 3 3 ^ 3 4 ^ 3 3 ^ 3 6 ^ ; ( ^ y )
^ 6 ( ^ y ) _ ^ 6 2 ^6 3 ^ 6 4 ^ 6 3 ^ 6 6  _ / % 6 ( ^ y )
^fi3(^y) = 7[6^i3(^y)]
^pii(^y) ~  (^11 ~1) ■ I (̂ y ) ^11 ) ' ^pi2 (̂ y ) ^pi3 (̂ y )










1.01 1.02 1i03 1.04 l.f
Figure 4.28: WDF simulation result of the LC VCO model with detailed
inductor models
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Figure 4.29: LC VCO simulated at 0.5 V in spectre
The value of is zero since Port 6 is reflection-free. This is shown in Matlab
simulation result. The simulation time step is 7 ps. The WDF technique based 
simulation result of the model in Fig. 4.20 is shown in Fig. 4.28. The oscillating 
frequency is 2.778 GHz. The peak voltage is 1.78 V. Fig. 4.29 shows the simulation 
results o f LC VCO at 0.5 V controlled voltage in spectre. The simulation time and 
time step are 20 ns and 10 ps. The measured oscillating frequency and the peak 
voltage are 2.775 GHz and 1.764 V respectively. The error o f the oscillating 
frequencies is 0.108%. The error of the peak voltages is 0.907%. Both simulation 
results are very close. We can conclude that the LC VCO model based on WDF 
principles is accurate.
A larger error of peak voltage 0.907% by using the detailed inductor model is 
obtained comparing with the error 0.412% by using simplified inductor model. The 
reason is that the simulation result in Fig. 4.29 with detailed inductor model has the 
varactors whose nonlinear characteristic can affect the peak voltage of the LC VCO.
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Chapter 5
Conclusions and Future Work
5.1 Conclusions
In this thesis, WDF based transient simulations of different eireuits were studied.
Published simulation results o f an anharmonic oscillator were confirmed in this thesis.
An integrated CMOS LC VCO was designed, fabricated and modeled with a WDF
structure. The WDF simulation of the LC VCO model shows a good agreement
compared with the simulation results obtained with spectre. The following are the
main conclusions:
•  For linear circuits, especially for large linear networks, the application of WDF 
technique is straightforward since models o f linear electric components are easily 
obtained. WDF techniques applied to linear circuits offer a similar trade off 
between time step size and accuracy as other integration techniques.
•  Trees and Kirchhoff’s laws are very useful to derive general adaptors. The 
combination of general adaptors, parallel adaptors and series adaptors is enough 
to describe the topology of a large and complicated network.
•  WDF techniques are efficient for circuits with one nonlinear element sinee 
iterations can be avoided by using a reflection-free port to break delay-free loops. 
Simulation results show a good agreement compared with other simulation 
methods.
•  For circuits with more than one nonlinear element WDF techniques are not yet 
mature. In principle iteration can not be avoided in this case
•  The proper values of port resistances are very important since they can be used to 
avoid unwanted delay-free loops.
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•  Modeling and simulation of the designed LC VCO based on WDF techniques are 
successful.
5.2 Future Work
Following the studies described in this thesis, a new simulation method for 
solving networks with many nonlinear elements could be developed in the future. The 
method can be a combination of Newton’s method and relaxation techniques based on 
scattering waves that has the potential o f being more efficient for very large circuits. 
In addition, this method can be easily parallelizable. For example, this method can be 




Figure 5.1: A CMOS inverter 




Figure 5.2: Transistor as a two-port element
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We first replace the voltages and currents with incident and reflected waves. For 
example, the currents and voltages of NMOS transistor are replaced as shown,
: _  -^ 6
—
and then we write the implicit equation for ,
ds ^dsa^. - h
Applying Newton’s method to solve 6^.




Figure 5.3; A connected graph of the inverter 
Obtain the scattering matrix S  by Trees and Kirchhoff’s laws,
-1
’  ^  ”
-M jG
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The connection of the general adaptor according to scattering matrix is shown in 
Fig. 5.4,
G -----  D
Figure 5.4: The connection of the general adaptor
According to Fig. 5.4, the initial conditions of incident and reflected waves of the 






A _ 0 _
Since the reflected waves o f general adaptor are the incident waves o f the elements, 
we can calculate the reflected waves of the elements according to their incident waves. 
For the nonlinear elements, we use Newton’s method to solve the reflected wave as 
the example shown in Equation (5.1).
The advantage of this approach is that the Newton iterations for each nonlinear 
device are independent of each other and thus the computation can be performed in 
parallel.
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Appendix A
The Details of LC VCO Design
A .l Buffer Design
Since the output of the LC VCO is connected to the pad, package, test fixture and 
50 ohm resistor in the spectrum analyzer as in Fig. A .l, a buffer is necessary to avoid 
degradation of the LC VCO performance. CMOS devices have a high input 
impedance, high gain, and high bandwidth. These characteristics are similar to ideal 
amplifier characteristics and, hence, CMOS inverters can be used as buffers in the LC 
VCO circuit in conjunction with other passive components. A CMOS inverter 
transfers characteristic in Fig. A.2 can be used to determine the bias point o f the 
inverter. In the oscillator application, the inverter operates in the transition region C. 
The transition region is defined as the region where the slope of the curve is 




Figure A. 1 ; Output connections of the LC VCO
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-p
0 .4
- 0 . 2
Vin (Y)
Figure A.2; CMOS inverter transfer characteristics 
In this design, the inverters have 5 stages and the size of the inverters increases in 
each stage as well as the input voltage swing. The buffer circuit and the sizes are 












V o u t
-c z >
M l 8
Figure A.3: The buffer circuit
M9 MIO M il M l 2 M l 3
8.7u/180n 1.6u/180n 15u/180n 4.8u/180n 45u/180n
M l 4 M l 5 M l 6 M l 7 M l 8
15u/180n 60u/180n 20u/180n 300u/180n 30u/180n
Table A.l; The transistor sizes of the buffer circuit
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A.2 Loose Die Chip
The 24-pin loose die chip in Fig. A.4 contains two oscillators. They are LC VCO 
and ring VCO. The ring VCO is designed by another graduate student. In this chip, 
both VCOs can not work at the same time. The on-off state o f the two VCOs is 
controlled by two separated external voltage sources, Vstart and Vc. Vc is to turn on 
the LC VCO by turning on the tail current source. The inputs and outputs o f the LC 
VCO are Vcontrol, Vc and Out-, Out+ respectively.
All the six metal and poly layers must meet certain density requirements before 
fabrication. The chip is filled up with dummy layers to meet the density requirements. 
The area o f the loose die chip is Im m xlm m .






I I I :1
Figure A.4; The loose die chip
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A.3 Packaging and Fixture
In order to test the chip, a 24- pin package is adopted for this design. Fig. A. 5 (a) 
is the bonding diagram between the die chip and 24-pin package. Fig. A.5 (b) shows 
the 24-pin package with the die chip inside.
Since the package can not be directly probed, a test fixture is used. Test fixtures 
can provide more flexibility to the RF port location. With a test fixture, the matching 
and bias circuitry can be located near the device under test. Fig. A.6 shows the test 









Figure A.5: (a) The bonding diagram (b) the loose die chip with 24-pin package
%
Figure A.6: Test fixture
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A.4 Simulation Results
















0 0. 1 0 . 2 0 .3 0. 5 0 . 8 0 .9 10. 4 0. 6 0 .7
Controlled voltage (V)
Figure A. 7: Frequency comparison between schematic and layout with buffer
Refpons*
7.5 10,0 12.5 15,0 time (its) 17,5 20,0 22.5
Figure A.8; Simulation of the schematic with buffer at 0.5 V controlled voltage
S3
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r! H"i  i'h! ii"i i-l if ! i"ii « i i"i>..'f{.i"i"l  j.i• i?..fir i-|l 
18 20 tim e(nS) 22 24
Figure A.9: Simulation of layout with buffer at 0.5 V controlled voltage










0 0.1 0.2 0 .3 0 .4 0. 5 0 . 6 0 ,7 0 .9 10.8
controlled voltage (V)
Figure A. 10; Frequency comparison between schematic and layout connected to the
test fixture.
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0 - 1-
10.0 12,5 15.0 17.5 time (nS) 20,0
Figure A. 11: Simulation of the schematic with buffer connected to the test fixture
22.5
Transtern Response
10 12 time (nS) 14 16
Figure A. 12: Simulation of the layout with buffer connected to the test fixture
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As we can see from the above simulation results, the frequencies o f the layouts are 
lower than that of the schematics since the layouts have more parasitic capacitance 
than the schematics. When the test fixture is connected with 50 ohm load resistance 
(Fig.A.l), the amplitude o f the layout is lower than that of the schematic. Those 
results are shown in Fig. A. 11 and Fig. A. 12.
A.5 Experimental Results
To test the LC VCO performance, the package has to be mounted on the top of the 
test fixture. This was done by James Dietrich (CMC Testing Collaboratory) in the 
University of Manitoba. He modified the test fixture since the power pin and ground 
pin on the test fixture are not compatible with those of on the package. The modified 
test fixture with the package is shown in Fig. A. 13.
Figure A. 13; The modified test fixture with package.
We tested the circuit shown in Fig. A. 14 with multi-meters and power supplies. To 
measure the amount of power consumed by the chip, an amp meter was connected 
between the ground pad and ground. We found out that the chip would not draw any 
power. We further test the impedance between the ground pins on the package. The
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
impedances between the ground pins are equal to infinity. This problem is caused by 
no connection between the pad and the circuit itself. Even though the final design 
passed the design rule check (DRC) test, the layout versus schematic (LVS) with the 
pads was not performed. This critical mistake would have been avoided if the pads 
would have been included in the schematic.
1.8 V
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Appendix B
WDF Analysis of Section 4.4.2
B .l WDF Analysis of Part 1 and Part 2
^p23 ^p2\ ■*" ^p22
^p2l "1" ^p22
^sl3 - ^ s U  '^^sl2
R
< ^p 2 2  = l / & 3
*̂ 2̂1 i^j )~ ^ p 2 l  (^-1 )
^p22 ) ~  ^21 ' *̂ 2̂1 ) ■I' (^ “  ^21 ) ' ^p22 )
^ p 2 1  ( 0  ^ ~  ( ^ 2 1  “  ■ ^ p 2 1 (^7  )  ■*" ( ^  ~  ^ 2 1  )  ■ ^ p 2 2  ^ p 2 2  )
^ p 2 2  i ^ j  )  ~  ^ 2 1  ' ^ ;?21  ( O  )  ~  ^ 2 1  ' ^ p 2 2  23 i ^ j  )
^ . 1 3 % )  =  ^ p 2 2 ( ^ ; )
^ s l 2  )  ~  1 ~  1 ) ■ ^ s l  1 O j  )  "*" .A  1 ■ C^j )  “i* ( A  1 ~  0  ■ ^ s n ( - ^ j  )
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B.2 WDF Analysis of Part 3 and Part 4
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-  ŝ42 A -l)
i^j) 5̂42 A )
'31 ■'^533^)
" ~ ‘̂541V»j
-  5̂ 43 A )
^  ̂ 61 ' "̂ >61 (̂ y ) + (1 <̂61 ) ' ̂ p62 Qj )
— (^61 ~ ' *̂>61 A  ) ̂  (1 “  ̂ 61 ) ' >̂62 A  ) ̂  *̂>63 )
= ̂ >61 A )
~ (1 ~ A l ) ‘ ^s31 (̂ y ) ~ A 1 ' “̂532( î ) ~ A
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